





ScienceDirect

Microprocessors and Microsystems

Volume 75, June 2020, 103054


Design and implementation of low power and high speed multiplier using quaternary carry look-ahead adder


V. Muralidharan^a  , N. Sathish Kumar^b


^a Department of Electronics and Communication Engineering, Christ the King Engineering College, Coimbatore, India



^b Department of Electronics and Communication Engineering, Sri Ramakrishna Engineering College, Coimbatore, India


Received 30 December 2019, Revised 19 February 2020, Accepted 21 February 2020, Available online 22 February 2020, Version of Record 6 March 2020.


 [What do these dates mean?](#)

 Check for updates

Show less 

 Share  Cite

<https://doi.org/10.1016/j.micpro.2020.103054> 

[Get rights and content](#) 

Abstract

Need of Digital Signal Processing (DSP) systems which is embedded and portable has been increasing as a result of the speed growth of semiconductor technology. Multiplier



[Handwritten signature]
D. N. JAYAKUMAR, N. SATHISH
PRINCIPAL
CHRIST THE KING ENGINEERING COLLEGE,
Chikkarampalayam Village,
Karamnadai, Mettupalayam Taluk,
Coimbatore - 641 104.

10-06-2024,